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FOUR-TO-ONE POWER COMBINER FOR
20 GHz PHASED ARRAY ANTENNA
USING RADC MMIC PHASE SHIFTERS
The design and microwave simulation of two-to-one and four-
to-one microstrip power combiners is described. The power
combiners were designed for use in a four element phased array
receive antenna subarray at 20 GHz. Four test circuits are
described which were designed to enable testing of the power
combiner and the four element phased array antenna. Test
Circuit i enables measurement of the two-to-one power combiner.
Test Circuit 2 enables measurement of the four-to-one power
combiner. The four element antenna array uses hermetic coaxial
feedthroughs indicated in Figure I for connection between the
antenna patch and the microstrip transmission lines. Test
Circuit 3 enables measurement of a four element antenna array
without phase shifting MMICs in order to characterize the power
combiners with the antenna patch-to-microstrip coaxial
feedthroughs. Test Circuit 4 is the four element phased array
antenna including the RADC MMIC phase shifters and appropriate
interconnects to provide bias voltages and control phase bits.
Several microwave hybrid junctions can be used to divide an
input signal from one port into two or more output signals. The
same circuits can also be used to produce a single output
proportional to the sum of two or more input signals. For a
microstrip implementation a Wilkinson power divider (combiner) is
one of the easiest to fabricate. Rizzi [i] provides an excellent
description of the operation of the Wilkinson power divider.
Details from the description by Rizzi are included below to
explain how the Wilkinson power divider works.
Figure 2 shows the basic Wilkinson power divider. Two
quarter-wave transmission lines are connected to a common port
(port i). The resistor between the other ends of the quarter-
wave transmission lines decouples ports 2 and 3. Because of
symmetry a signal entering port I is divided equally between
ports 2 and 3. A signal entering port 2 is isolated from port 3
but can be transmitted to port I. A signal entering port 3 is
isolated from port 2 but not port i. To match all ports and
obtain isolation between ports 2 and 3 the characteristic
impedance of the quarter-wave transmission line should be
20-5"Zo, and the resistor between ports 2 and 3 should be 2Zo.
The operation of the Wilkinson power divider can be
explained using an even- and odd-mode analysis. In an even- and
odd-mode analysis of a linear multiple-port microwave circuit the
resulting port voltages are determined for excitation at 2 ports
with the same voltage (even-mode excitation) and with voltages
180 ° out of phase (odd-mode excitation). By superposition of the
even- and odd-modes the excitation for one port will cancel and
the resulting voltages for excitation at a single port can be
determined.
Figure 3 shows a circuit used for an even- and odd-mode
analysis of the Wilkinson power divider for a voltage source V G
connected to port 2. For the even-mode excitation points a and b
must be at the same potential and no current flows through the
resistor R. Points d and c may be open circuited without
affecting the even-mode operation. Figure 4 can be used as the
equivalent circuit for even-mode analysis. By choosing the
characteristic impedance of the quarter-wave line as 20"5Zo the
circuit is matched at ports 2 and 3, and Z2e-Z3e-Zo. The even-
mode voltages at the ports are V2e-V3e-VG/4 and VIe--j20"5VG/4.
For the odd-mode excitation the potential of points d and c
is zero and they can be shorted to ground. Figure 5 can be used
as the equivalent circuit for odd-mode analysis. The input to
the quarter-wave shorted line is an open circuit and the input
impedances for the odd-mode are Z2o-Z3o-R/2. For a perfect match
R-2Z o as described above. The odd-mode voltages at the ports are
V2o-VG/4 , V3o--VG/4 , and Vlo-O.
Superimposing the even- and odd-mode solutions for an input
at port 2 yields the following voltages= VI--jV2/20"5 V2-VG/2
V3-0 , and Vab-V 2 - V3-V2-VG/2, where Vab is the voltage across
the resistor. For one signal at either port 2 or 3 half of the
power is dissipated in the resistor and half is delivered to
port i. For the ideal Wilkinson power divider the insertion loss
is 3 dB between port 2 and port I or between port 3 and port i.
For signals at both ports 2 and 3 a voltage is produced at port i
proportional to their phasor sum, where Vl--j(V 2 + V3)/20"5 The
power associated with the phasor difference is dissipated in the
resistor.
The design of the basic Wilkinson power divider can be made
easier by including half-wave extensions of the resistive element
terminations. Figure 6 shows the design used in Test Circuits I
through 4 for the Wilkinson power divider. The design in
Figure 6 includes the half-wave extension in the manner described
by Abita [2]. The half-wave extensions improve the design by
greatly reducing the parasitic coupling that would otherwise
occur between the quarter-wave sections for the layout of
Figure 2. The half-wave extensions shown in Figure 6 also
provide additional means for adjustment of the circuit
characteristics if desired. One disadvantage resulting from the
half-wave extensions is the larger area required.
The Wilkinson power divider design shown in Figure 6 was
determined using commercially available software. For the
original design of the power divider and simulation of Test
Circuits i, 2, and 3 Touchstone version 1.7 from EESof was used
on an IBM AT personal computer. The frequency range for the
power divider design was based on the frequency range expected
for the MMIC phase shifters. The center frequency expected for
the MMIC phase shifters was 19.7 GHz, and the frequency range
expected was 19.4 to 19.9 GHz. The design of the power divider
shown in Figure 6 was optimized over the frequency range from 18
to 21 GHz.
The substrate dielectric to be used in the fabrication of
Test Circuit i is 99.69 purity AI203, which has a dielectric
constant of 9.95 ± 0.02 and a loss tangent of 0.0002. The
dielectric thickness specified for all test circuits is ten mils.
The conductor thickness specified is 1.5 _m (0.06 mils) of gold.
For a 50_ characteristic impedance the conductor width for the I0
mil AI203 substrate is 9.06 mils. For a 20-5-50_ characteristic
impedance the conductor width is 3.62 mils. In Figure 6 and in
all test circuits the above microstrip widths are rounded off to
9.0 and 3.6 mils. A minimum conductor width of 2.0 mils is
specified for the half-wave extensions, resulting in a
characteristic impedance of about 83_.
The Touchstone program can optimize the values desired for
S parameters or other microwave properties by adjusting the
widths and lengths of designated microstrip transmission line
sections. During the optimization of the power divider design
the above conductor widths (w50-9.0 mils, w14-3.6 mils, and
w12r-2.0 mils in Figure 6) were kept constant and the lengths of
the quarter- and half-wave sections (114, ll2ra, and ll2rb in
Figure 6) were varied. The resulting lengths for the quarter-
and half-wave sections were within 5% of the nominal values
expected at the center frequency of the MMIC phase shifters.
The power divider design indicated in Figure 6 can withstand
significant changes in the value of the thin film isolation
resistor and still provide return losses and isolations less than
-15 dB, with essentially unchanged insertion losses. Based on
fabrication capabilities suggested by manufacturers, a tolerance
of ±10% was specified for the i00_ thin film isolation resistor
in all four test circuits. If the deposited thin film resistance
cannot meet the ±i0 tolerance, laser trimming is to be used to
obtain the correct resistance of i00_. Microwave simulations of
Test Circuits I, 2, and 3 are included for the nominal i00_ thin
film resistance as well as the ±10% tolerances described above.
Table I lists the programs used to simulate Test Circuits
i, 2, and 3, as well as the isolation resistance used during the
simulation. The results to be shown below from the programs in
Table I were determined using Touchstone version 2.1 on a
SunSparc i workstation. Touchstone version 2.1 uses a different
microstrip model [3] to determine the effects of dispersion than
used in Touchstone version 1.7 [4]. The difference in microstrip
models resulted in some changes in the S parameters compared to
those originally calculated, but the return losses and isolations
always remained below -15 dB, and the insertion losses were
virtually unchanged.
Figure 7 shows the drawing used to specify the design of
Test Circuit I. Test Circuit 1 enables measurement of the two-
to-one Wilkinson power divider design indicated in Figure 6. For
5
all test circuits Detail A specifies the Wilkinson power divider
design indicated in Figure 6. Test Circuit I consists of a i
inch square alumina substrate. Touchstone program pdivtla is
included in the Appendix as an example of the program used to
simulate Test Circuit i with the nominal I00_ isolation
resistance.
Figures 8, 9, and i0 show the S parameters simulated for
Test Circuit I with the nominal i00_ isolation resistor
(pdivtla), the +10% or Ii0_ resistor (pdivtlb), and the -10% or
90_ resistor (pdivtlc), respectively. For all three figures the
worst return loss ($22) is -19.9 dB, and the worst isolation
($32) simulated is -20.2 dB. The simulated insertion loss ($21)
is about -3.6 dB and varies less than 0.I dB with frequency or
isolation resistance. The ideal insertion loss for a Wilkinson
power divider is -3 dB.
Figure II shows the drawing used to specify the design of
Test Circuit 2. Test Circuit 2 enables measurement of the four-
to-one power combiner which consists of series connected two-to-
one Wilkinson power dividers indicated in Figure 6 and in
Detail A of Figure ii. Test Circuits 2, 3, and 4 all use a 2.59
inch by 3 inch alumina substrate. The substrate size was
determined by external connectors for control of the MMIC phase
shifters, and will be discussed below for Test Circuit 4. For
Test Circuits 2, 3, and 4 the output microstrip is the same and
extends to the substrate edge as shown. In Test Circuit 2 the
input microstrip lines were extended to the substrate edge so
measurement of the four-to-one power combiner can be done.
Touchstone program pdivt2a is included in the Appendix as an
example of the program used to simulate Test Circuit 2 with the
nominal i00_ isolation resistance.
Figures 12 through 17 show the S parameters simulated for
Test Circuit 2. For Test Circuits 2 and 3 there are 5 S
parameters possible without repeated values. SII corresponds to
the output return loss; $22 corresponds to the return loss at any
of the four input ports; $21 corresponds to the insertion loss
between any of the four input ports and the output port; $32
corresponds to the isolation between inputs of the same Wilkinson
power dividers; and $42 corresponds to the isolation between
inputs not connected to the same Wilkinson power divider.
Because Touchstone only plots four parameters at a time, two
figures are necessary to show the five S parameters for the
simulation with the nominal I00_ resistor (Figures 12 and 13),
the +10% or ll0_ resistor (Figures 14 and 15) , and the -i0% or
90_ resistor (Figures 16 and 17).
The worst return loss (Sll) simulated is -21.9 dB. The
worst isolation between inputs of the same Wilkinson power
divider ($32) is -18.1 dB. The worst isolation between inputs of
different Wilkinson power divider ($42) is -27.6 dB. The
insertion loss ($21) is about -7.7 dB, and again varies less than
0.I dB with frequency or isolation resistance. The ideal
insertion loss expected with the series connected Wilkinson power
dividers is -6 dB.
Figure 18 shows the drawing used to specify the design of
Test Circuit 3. Test Circuit 3 enables measurement of a four
element antenna array without phase shifting MMICs in order to
characterize the antenna patch- to-microstrip coaxial
feedthroughs. The coaxial feedthroughs were indicated in the
Feedthrough Cross-Section drawing in Figure I. The coaxial
feedthroughs are also indicated below in the Assembly Drawing for
Test Circuit 4 shown in Figure 26. The spacing of the patch
antennas and feedthroughs is one inch in Test Circuits 3 and 4.
The Touchstone simulation of Test Circuit 3 does not
consider the effects of the feedthroughs or patch antennas, and
is essentially the simulation used for Test Circuit 2 with
shorter microstrip input lines. Touchstone program pdivt3a is
included in the Appendix as an example of the program used to
simulate Test Circuit 3 with the nominal i00_ isolation
resistance.
Figures 19 through 24 show the S parameters simulated for
Test Circuit 3. Figures 19 and 20 show simulations for the
nominal i00_ resistor. Figures 21 and 22 show simulations for
the +10% or ii0_ resistor. Figures 23 and 24 show simulations
for the -10% or 90_ resistor.
.
The worst return loss (SII) simulated is -21.4 dB. The
worst isolation between inputs of the same Wilkinson power
divider ($32) is -17.0 dB. The worst isolation between inputs of
different Wilkinson power dividers ($42) is -26.4 dB. The
insertion loss ($21) is about -7.3 dB, and varies less than
0.i dB with variations in frequency or isolation resistance.
Figure 25 shows Test Circuit A. Test Circuit 4 is the four
element phased array receive antenna subarray and includes the
MMIC phase shifters and interconnects to provide bias voltages
and control phase bits. Figure 26 indicates the Assembly Drawing
of Test Circuit 4. 'The MMIC phase shifters are inserted in the
MMIC cavities shown in Figures 25 and 26. The spacing of the
bias lines indicated at the MMIC cavities corresponds to the
bonding pad layout on the MMIC for the various bias lines and
control bits. The bias lines on the alumina substrate are to be
connected to external control circuitry using a 3M printed
circuit board layout card-edge connector (part # 3415). The
spacings required
arrangement
substrate,
Circuit 4.
Test
for the card-edge
of the bias lines at
as well as the overall
connector determine the
the edge of the alumina
substrate size for Test
Circuit 4 is a phased array antenna subarray
demonstration circuit to show a total system operation of the
various individual components including the patch antennas,
coaxial feedthroughs, the RADC MMIC phase shifters, microstrip
transmission lines and power combining circuitry, dc bias line
interconnections, printed circuit board card edge connectors, and
external control circuitry. For a space qualified mission a
smaller subarray size with reduced area for dc bias line
interconnections and smaller connectors would be necessary.
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Table i
Touchstone Programs Used to Simulate Test Circuits i, 2, and 3
Program Test Circuit
Simulated
Isolation
Resistance (_)
pdivt3a 3 I00
pdivt3b 3 Ii0
pdivt3c 3 90
pdivt2a 2 i00
pdivt2b 2 ii0
pdivt2c 2 90
pdivtla I I00
pdivtlb i Ii0
pdivtlc i 90
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Touchstone Sr. (TM) Ver. 2.100.108.2 Config. (100 20936 5 5100923E 8015 0 4319E)
pdivtla.ckt Fri Feb 8 16:32:13 1991
!
I
1
!
!
I
!
!
!
!
!
dim
freq ghz
res oh
ind nh
cap pf
Ing mil
time ps
cond /oh
ang deg
I
I
I
var
w50=9.00
w14=3.60
wl2r=2.00
!
wltfr1=l.5
!
wltfr2=1.5
I14=55
112ra=62.6
rsa=25
rsa1=25
!
i
I
File: pdivtla.ckt
Mike Biedenbender 2/8/91
description: Touchstone simulation for Test Circuit 1
2:1 Wilkinson power combiner designed for 20 GHz
99.6% purity alumina
No laser trimming of the thin film isolatlon resistor
Simulation for nominal 25 ohm/square sheet resistance to
provide 100 ohm isolation resistor
iDefault Units
IDefine variables for microstrip widths and lengths
150 ohm transmission llne width
!sqrt(2)*50 ohm transmission line width
!minimum width allowed for half-wave lines to isolation resistor
!actual width of the thin film isolation resistor
Inominal width of the thin film isolation resistor
llength of the quarter-wave sqrt(2)*50 ohm trans, line
llength of the trans, llne perpendicular to the thin film res
Inominal sheet resistance of the thin film resistor
lactual sheet resistance of the thin film resistor
!Define equations to determine additional trans llne lengths,
llength of thin film resistor
eqn
ll2rc=(lOO*wltfr2)/rsa
!
I wltfr1=wltfr2*rsal/rsa
I
I
ll2rb=(wSO/2) + If4 - ((50*wltfr2)/rsa)
I
I
ckt
!
!
I
msub er=9.9 h=lO t=O.06 rho=1 rgh=O
tand tand=O.O002
llength of the thin film resistor
Idetermlnes the length of the thin film
Iresistor if laser trimming Is used
Itrans line length to tfr
IDefine dielectric and conductor parameters
35
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! IDefine Test Circuit 1 - wcombl
!
mlln 1 6 w^wSO I=498.2 Itrans llne from comblner output to edge of
ITest Circuit I
mlin 3 8 w^wSO I=438.5 Itrans line from combiner input to edge
mlln 2 13 w^wSO I=438.5 Itrans line from combiner input to edge
mtee 4 5 6 wl^wl4 w2^wl4 w3^wSO
mlin 4 7 w^wl4 ]^If4 lquarter wave trans line
mlin 5 14 w^wl4 l^ll4 ]quarter wave trans llne
mtee 7 8 9 wl^wl4 w2^wSO w3^wl2r
mtee 13 14 15 wl^wSO w2^wl4 w3^wl2r
mlin 9 10 w^wl2r l^ll2ra Itrans line perpendicular to isolation tfr
m|in 15 16 w^wl2r l^ll2ra Itrans line perpendicular to isolation tfr
mbend2 10 11 w^wl2r
mbend2 16 17 w_wl2r
mlin 11 12 w^wl2r l^ll2rb
mlin 17 18 w^wl2r l^ll2rb
Itrans line connected to isolation tfr
Itrans line connected to isolation tfr
tfr 12 18 w^wltfrl l^ll2rc rs^rsal f=O Ithin film Isolatlon resistor
def3p 1 2 3 wcombl lend of definitlon for Test Circuit 1
ISpecify output parameters to determine
out
wcombl dbCs11] grl
wcombl db[s21] grla
wcombl db[s22] grl
wcombl db[s32] grl
!
I IDefine frequency range for sweeping and optlmization
I
freq
sweep 18 21 0.1
!
I IDeflne grids for display
!
grid
range 18 21 0.2
grl -50 0 5
grla -10 0 1
!
I
I
I
I
!
opt
range 18 21
wcombl dbrs22J ( -15 1
wcombl db_s32J (-15 1
wcombl dbls12J )-3.2 1
IOptimlzation used to determine quarter-wave transmission line
llength and width, length of isolation trans lines
ITo optimize, wl4, If4, and ll2ra must be made variable
IExample: change I14=55 to ll4 # 40 55 80
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!
!
!
!
DIM
FREQ GHZ
RES OH
IND NH
CAP PF
LNG MIL
TIME PS
COND /OH
ANG DEG
!
!
VAR
!
W50=9.00
WL4=3.60
WL2R=2
FILE:PDIVT2A.CKT
Mike Biedenbender 2/12/91
description: Touchstone simulation for Test Circuit 2
4:1 power combiner for 4 element array without RADC 20 GHz MMICs
2:1 Wilkinson power combiner designed for 20 GHz
Input microstrip lines extend to edge of substrate to measure
characteristics of 4:1 combiner
99.6% purity alumina
No laser triming of the thin film isolation resistor
Simulation for nominal 25 ohm/square sheet resistance to
provide 100 ohm isolation resistor
!Default units
!Define variables for microstrip widths and lengths
!50 ohm transmission line width
!sqrt(2)*50 ohm transmission line width
!minimum width alowed for half-wave lines to isolation resistor
WLTFRI #0.I 1.5 3 !WIDTH USED IN ACTUAL RESISTOR
!nominal width of the thin film isolation resistor
!length of the quarter-wave sqrt(2)*5Oohm trans line
!]ength of the trans line perpendicular to the thin film res
!nominal sheet resistance of the thin film resistor
!actual sheet resistance of the thin film resistor
!
WLTFR2=I.5
LL4=55
LL2RA=62.6
RSA=25
RSA1=25
!
EQN
LL2RC=(IOO*WLTFR2)/RSA
I
! WLTFRI=WLTFR2*RSA1/RSA
LLZRB=(WSO/2) + LL4 - ((50*WLTFRZ)/RSA)
!
!
CKT
!
!Define equations to determine additional trans line lengths,
Ilength of thin film resistor
!length of the thin filmn resistor
!determines the width of the thin film
!resistor if laser trimming is used
!trans line length to tfr
!Define dielectric and conductor parameters
37
MSUB ER=9.9 H=IO T=O.1 RHO=I RGH=O
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TAND TAND=O.O002
!Define Test Circuit 2 - wcomb
MTEE 4 5 1WI^WL4 W2^WL4 W3^W50
MLIN 4 7 W^WL4 L^LL4 !quarter wave trans line
MLIN 5 14 W^WL4 L^LL4 !quarter wave trans line
MTEE 7 3 9 WI^WL4 W2^W50 W3^WL2R
MTEE 2 14 15 WI^W50 W2^WL4 W3^WL2R
MLIN 9 10 W^WL2R L^LL2RA !trans line perpendicular to isolation tfr
MLIN 15 16 W^WL2R L^LL2RA Itrans line perpendicular to isolation tfr
MBEND2 10 11W^WL2R
MBEND2 16 17 W^WL2R
MLIN 11 12 W^WL2R L^LL2RB
MLIN 17 18 W^WL2R L^LL2RB
Itrans line connected to isolation tfr
!trans line connected to isolation tfr
TFR 12 18 W^WLTFR1 L^LL2RC RS^RSA1 F=O !thin film isolation resistor
DEF3P I 2 3 WCOMB !End of definition for Wilkinson power combiner
MLIN 100 110 W^W50 L=1293.8
WCOMB 110 111 112
MLIN 111 120 W^W50 L=436.7
MLIN 112 130 W^WSO L=436.7
WCOMB 120 121 125
WCOMB 130 131 135
!Trans line from output combiner output to
!edge of Test Circuit 2
!Output 2:1 power combiner
!Trans line from output combiner input to
!input combiner output
!Trans line from output combiner input to
!input combiner output
!Input 2:1 power combiner
!Input 2:1 power combiner
MLIN 121 122 W^WSO L=188.5
MCURVE 122 123 W^WSO ANG=90 RAD=250
MLIN 123 101W^WSO L=750
!Trans lines and curve from
!input power combiner to edge of
!Test Circuit 2
MLIN 125 126 W^WSO L=188.5
MCURVE 126 127 W^WSO ANG=-90 RAD=250
MLIN 127 102 W^W50 L=750
!Trans lines and curve from
linput power combiner to edge of
!Test Circuit 2
MLIN 131 132 W^WSO L=188.5
MCURVE 132 133 W^W50 ANG=90 RAD=250
MLIN 133 103 W^WSO L=750
!Trans lines and curve from
!input power combiner to edge of
!Test Circuit 2
MLIN 135 136 W^W50 L=188.5
MCURVE 136 137 W^WSO ANG=-90 RAD=250
MLIN 137 104 W^W50 L=750
!Trans lines and curve from
!input power combiner to edge of
!Test Circuit 2
DEFSP 100 101 102 103 104 WCOMB41A !Define 5 port combiner
!End of definition for Test Circuit 2
WCOMB41A 200 201 202 203 204 IRetrieve 5 port combiner
RES 204 0 R=50 ITerminate a port to make 4 port network
38
! !to a11owTouchstone output calculation
Touchstone Sr. (TM) Ver. 2.100.108.2 Config. (100 20936S 5100923E8015 0 4319E)
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!
!
!
OUT
WCOMB41DB[SII] GRI
WCOMB41DB_S21] GRIA
WCOMB41DB[SZ2J GR1
WCOMB41DB[S32] GRI
WCOMB41 DB[S42] GR1
!
I
FREQ
SWEEP
!
GRID
RANGE 18 21 0.2
GR1 -50 0 5
GRIA -10 0 1
OPT
!
DEF4P 200 201 202 203 WCOMB41 !Define 4 port from 4-way combiner
!Specify output parameters to determine
!Return loss at output combiner output
!Insertion loss thru 2 Wilkinson combiners
!Return loss at any input port
!Isolation between inputs of same input combiner
!Isolation between inputs of different input
!combiners
!Define frequency range for sweeping and optimization
18 21 0.1 !Center frequency of design is 19.7 GHz
!Define grids for display
!Optimization used to determine quarter-wave transmission line
!length and width, length of isolation trans lines
!To optimize, WL4, LL4, AND LL2RA must be made variable
!Example: change LL4=55 to LL4 # 40 55 80
RANGE 18 21
WCOMB41 DB[S22] <-15 1
WCOMB41 DB[S32] < -15 1
WCOMB41 DB[SI1] <-15 1
WCOMB41 DB[SI2] >-6.5 1
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I
!
I
!
I
!
I
I
!
!
!
I
DIM
FREQGHZ
RESOH
IND NH
CAPPF
LNGMIL
TIME PS
COND/OH
ANG DEG
!
!
VAR
W50=9.00
WL4=3.60
WL2R=2
I
WLTFRI=I.5
!
FILE:PDIVT3A.CKT
Mike Biedenbender 2/12/91
description: Touchstone simulation for Test Circuit 3
4:1 power combiner for 4 element array without RADC 20 GHz
MMICs with microstip in place of MMICs up to antenna feedthroughs
2:1 Wilkinson power combiner designed for 20 GHz
99.6% purity alumina
No laser trimming of the thin film isolation resistor
Simulation for nominal 25 ohm/square sheet resistance to
provide 100 ohm isolation resistor
IDefault Units
IDefine variables for microstrip widths and lengths
150 ohm transmission llne width
!sqrt(2)*50 ohm transmission line width
!minimum width allowed for half-wave lines to isolation resistor
IActual width of the thin film isolation resistor
WLTFR2=I.5
LL4=55
LL2RA=62.6
RSA=25
RSAI=25
!
!
!
!
EQN
LL2RC=(IOO*WLTFR2)/RSA
I
I WLTFRI=WLTFR2*RSA1/RSA
I
I
LL2RB=(W50/2) + LL4 - ((50*WLTFR2)/RSA)
!
I
CKT
I
I
Inominal width of the thin film isolation resistor
!length of the qurater-wave sqrt(2)*50 ohm trans, line
llength of the trans.line perpendicular to the thin film res
Inominal sheet resistance of the thin film resistor
lactual sheet resistance of the thin film resistor
IDefine equations to determine additional trans line lengths,
llength of thin film resistor
llength of the thln film resistor
!determines the length of the thin film
Iresistor if laser trimming is used
Itrans line length to tfr
IDefine dielectric and conductor parameters
MSUB ER=9.9 H=IO T=O.06 RHO=I RGH=O
40
TANDTAND=O. 0002
Touchstone Sr. (TM) Ver. 2.100.108.2 Config. (100 20936 5 5100923E 8015 0 4319E)
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IDefine Test Circuit 3 - wcomb
MTEE 4 5 1WI^WL4 W2^WL4 W3^W50
MLIN 4 7 W^WL4 L^LL4 lquarter wave trans line
MLIN 5 14 W^WL4 L^LL4 lquarter wave trans line
MTEE 7 3 9 WI^WL4 W2^W50 W3^WL2R
MTEE 2 14 15 WI^W50 W2^WL4 W3^WL2R
MLIN 9 10 W^WL2R L^LL2RA Itrans llne perpendicular to isolation tfr
MLIN 15 16 W^WL2R L^LL2RA Itrans llne perpendicular to isolation tfr
MBEND2 10 11 W^WL2R
MBEND2 16 17 W^WL2R
MLIN 11 12 W^WL2R L^LL2RB
MLIN 17 18 W^WL2R L^LL2RB
Itrans line connected to isolation tfr
Itrans line connected to isolation tfr
Ithin film isolation resistorTFR 12 18 W^WLTFR1 L^LL2RC RS^RSAI F=O
DEF3P 1 2 3 WCOMB IEnd of definition for Wilkinson power combiner
ITrans line from output combiner output to
ledge of Test C1rcult 3
lOutput 2:1 power combiner
ITrans llne from output combiner input to
llnput combiner output
ITrans line from output combiner input to
llnput combiner output
IInput 2:1 power combiner
IInput 2:1 power combiner
ITrans line from input power comblner to
ledge of Test Circuit 3
ITrans llne from input power combiner to
ledge of Test Circuit 3
ITrans llne from input power comblner to
ledge of Test Circuit 3
ITrans line from input power combiner to
ledge of Test Circuit 3
MLIN 100 110 W^W50 L=1293.2
WCOMB 110 111 112
MLIN 111 120 W^W50 L=436.7
I
MLIN 112 130 W^W50 L=436.7
I
WCOMB 120 121 122
WCOMB 130 131 132
MLIN 121 101W^W50 L=438.5
!
MLIN 122 102 W^W50 L=438.5
!
MLIN 131 103 W^W50 L=438.5
!
MLIN 132 104 W^W50 L=438.5
I
IReturn loss at output combiner output
IInsertion loss thru 2 Wilkinson combiners
IReturn loss at any input port
IIsolatlon between inputs of same Input combiner
DEF5P 100 101 102 103 104 WCOMB41A IDeflne 5 port combiner
I IEnd of definition for Test Circuit 3
I ....
WCOMB41A 200 201 202 203 204 IRetrleve 5 port combiner
RES 204 0 R=50 ITermlnate a port to make 4 port network
1 lto allow Touchstone output calculation
DEF4P 200 201 202 203 WCOMB41 IDeflne 4 port from 4-way combiner
I
I ISpecify output parameters to determine
I
OUT
wcoM841De{st11GR1
WCOMB41DB[S21J GRIA
WCOMB41 DB[S22] GRI
WCOMB41DB[S32] GR1
41
WCOMB41DB[S42]GRI IIsolation between inputs of different input
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I Icomblners
!
I IDeflne frequency range for sweeping and optimization
!
FREQ
SWEEP 18 21 0.1 !Center Freq of design is 19.7 GHz
I
I !Deflne grids for display
I
GRID
RANGE 18 21 0.2
GR1 -50 0 5
GRIA -10 0 1
I
I
I
I
I
I
OPT
RANGE 18 21
WCOMB41 DB[S22] <-15 1
WCOMB41 DB[S32] <-15 1
WCOMB41 DB[SII] <-15 1
WCOMB41 DB[SI2] >-6.5 1
lOptimization used to determine quarter-wave transmission line
Ilength and width, length of isolation trans lines
!To optimize, wl4, ll4, and ll2ra must be made variable
IExample: change I14=55 to I14 # 40 55 80
42
